Microprocessing and Microprogramming 35 (1992) 803–806
North-Holland

Author Index to Volume 35 (1992)

Alari, G. and A. Ciuffoletti, Improving the Probabilistic Clock Synchronization Algorithm 463
Alippi, C. and M. Vellasco, GALATEA Neural VLSI Architectures: Communication and Control Considerations 175
Allende, J.S. and G.L. Serrano, PTD: Architectural System Description Support Based on Visual Specification Languages 513
Ancona, M. and P. Nieddu, A Trip to Object-Oriented Land 195
Andersen, M., R. Elmstrøm, P.B. Lassen and P.G. Larsen, Making Specifications Executable – Using IPTES Meta-IV 521
Antonakopoulos, T., J. Koutsonikos and V. Makios, An Adaptable Frame Multiplexing Scheme for Source Routing Bridges 409
Arunkumar, S., R. Lal and R. Venkatagopal, SIMPACT: A Simulator for Multitransputer Systems 253
Aude, J.S., *see* Meslin, A.M. 555
Auguin, M., *see* Carriere, C. 595
Azema-Barac, M.E., *see* Refenes, A.N. 747

Back, R-J., *see* Shen, H. 545
Bakowski, P. and J-P. Calvez, System Performance Modeling with Functional Schemes and VHDL 279
Barsuhn, H., W.D. Löhlein, D. Wendel, U. Wille and P. Coppens, Level-2 Cache for High Performance /390 Microprocessors 303
Beasly, N., *see* Tyrrell, A.M. 619
Béchennec, J-L., *see* Cappello, F. 105
Beckmann, R., *see* Herrmann, J. 587
Benders, L.P.M. and M.P.J. Stevens, Task Level Specification and Communication 355
Berg, A.J.W.M. ten, Estimators for Logic Minimization and Implementation Selection of Finite State Machines 151
Berggren, H., M. Gustafsson and L. Lindh, Measuring and Analyzing Real-Time Kernel Performance 635
Best, E., Results of the ESPRIT Basic Research Action 3148 DEMON 23
Bilalis, N., *see* Tsanakas, P. 579
Boeri, F., *see* Carriere, C. 595
Boittiaux, B., G. Goncalves and M.P. Haye, A Transputer Network for a Device Simulator 127
Bouaziz, S., *see* Pissaloux, E.E. 231
Buoanno, G. and M. Serra, State Assignment and Testability of PLA-Based Finite State Machines 391

Calvez, J.P. and O. Pasquier, Implementation of Statecharts with Transputers 133
Calvez, J.P., *see* Pasquier, O. 529
Calvez, J-P., *see* Bakowski, P. 279
Camurri, A., C. Innocenti, C. Massucco and R. Zaccaria, A Software Architecture for Sound and Music Processing 625
Camurri, A., P. Franchi and M. Vitale, An Object-Oriented Approach to High-Level Petri Nets 213
Cappello, F., J-L., Béchennec and J-L. Giavitto, Design of the Processing Node of the PTAH 64 Parallel Computer 105
Cappello, F., *see* Delaplace, F. 469
Carcagno, L., *see* Dours, D. 737
Carpenter, G.F., *see* Tyrrell, A.M. 363
Carriere, C., M. Auguin, F. Boeri and G. Menez, A Comparison Study of Minimization Methods of Unit Interconnection in VLIW Processors 595
Casimiro, A.P., *see* Saraiva, M. 383
Chakroun, S., E. Melcher, W. Röthig, M. Dana, Power Consumption Estimation Using Statistical Signal Properties 691
Chan, E.B., *see* Refenes, A.N. 783
Chang, J.W., J.S. Yoo and Y.J. Lee, Performance Comparison of Signature-Based Multikey Access Methods 345
Chaudhuri, A., *see* Sinha, A. 141
Chlamtac, I. and K.G. Satam, ETS – A Performance Prediction Tool for Protocols Specified in FDT Estelle 651
Choi, K., *see* Yoon, Y. 329
Cho, J., *see* Lee, H. 445
Ciuffoletti, A., *see* Alari, G. 463
Copelli, S., *see* Hee, K. van 29
Coppens, P., *see* Barsuhn, H. 303
Courtrai, L., J-F. Roos, J-M. Geib and J-F. Mehaut, Communicating Active Components: An Environment for Concurrent Applications on Parallel Machines 47
Cuypers, L., Automated Implementations of Lotos Specifications 729

Dana, M., *see* Melcher, E. 683
Dana, M., *see* Chakroun, S. 691
Das, P.K., *see* Das, R. 237
Das, P.K., *see* Sinha, A. 141
Das, R., D.Q.M. Fay and P.K. Das, Allocation of Precedence-Constrained Tasks to Parallel Processors for Optimal Execution 237
Daseiwicz, P., *see* Renaux, D. 311
Dauphin, M., SPECS: Formal Methods and Techniques for Telecommunications Software Development 117
Dekkers, A., *see* Oorschot, J. van 765

Delaplace, F. and F. Cappello, Data Layout Impacts on the Compilation of the Communications for a Synchronous MSIMD Machine 469
Demassieux, N., From Image Coding to Multimedia: Algorithms and Architectures for a Revolution 3
Devos, F., *see* Pissaloux, E.E. 231
Dimauro, G., S. Impedovo and G. Pirlo, A New Magnitude Function for Fast Numbers Comparison in the Residue Number System 97
Dours, D., R. Facca, P. Magnaud, A. Feki, L. Carcagno and M. de Michiel, From Specification to Implementation of a Real-Time System 737

Elmstrøm, R., *see* Andersen, M. 521
Elmstrøm, R., *see* Pulli, P. 13
Emma, P.G., *see* Kaeli, D.R. 401

Facca, R., *see* Dours, D. 737
Farhat, H., S. From and A. Lioy, A Quadratic Programming Approach to Estimating the Testability and Coverage Distributions of a VLSI Circuit 479
Fay, D.Q.M., *see* Das, R. 237
Feki, A., *see* Dours, D. 737
Franchi, P., *see* Camurri, A. 213
From, S., *see* Farhat, H. 479

Gawin, J., Modelling of Digital Circuits Function and Functional Faults on Register Transfer Level 167
Geib, J-M., *see* Courtrai, L. 47
Giavitto, J-L., *see* Cappello, F. 105
Goncalves, G., *see* Boittiaux, B. 127
Gräb, H.E. and R.E. Lederle, Circuit Yield Optimization by Analyzing Performance Statistics 697
Gregoretti, F., L.M. Reyneri, L. Rigazio and C. Sansoé, A Chip Set Implementation of a Parallel Cellular Architecture 417
Gu, X., K. Kuchcinski and Z. Peng, An Approach to Testability Analysis and Improvement for VLSI Systems 485
Gustafsson, M., *see* Berggren, H. 635
Gustin, V., Artificial Neural Network Realization with Programmable Logic Circuit 187

Haye, M.P., *see* Boittiaux, B. 127
Hee, K. van T. Hildebrand and S. Copelli, PROOFS: Application Engineering Based on Formal Methods 29
Hendrich, N., J. Lohse and R. Rauscher, Silicon Compilation and Rapid Prototyping of Microprogrammed VLSI-Circuits with MIMOLA and SOLO 1400 287
Herrmann, J. and R. Beckmann, LEFT – A Learning Tool for Early Floorplanning 587
Hildebrand, T., *see* Hee, K. van 29
Hoffmann, K., An Interactive Environment for the Model-Based Design of Analog Circuits 79
Horvat, B., *see* Kapus, T. 641
Howard, D.M., *see* Tyrrell, A.M. 619
Hsieh, W.S., *see* Huang, K.C. 71
Hsieh, W.S., *see* Yang, C.S. 673
Huang, K.C., T.S. Nain, W.S. Hsieh, C.S. Yang and C.S. Lu, EPVD: An Interactive Protocol Specification and Validation Environment in Estelle Formal Specification 71
Huang, K.C., *see* Huang, T-C. 661
Huang, K.C., *see* Yang, C.S. 673
Huang, T-C., C.S. Yang and K.C. Huang, Fault Diagnosis for the Generalized Boolean n-Gube Network 661
Hübner, U., W. Meyer and H.T. Vierhaus, CMOS Transistor Faults and Bridging Faults: Testability by Delay Effects and Overcurrents 377
Hwang, B. and S. Moon, Transaction Management for Global Serializability and Local Autonomy in Multidatabase Systems 437
Hwang, J-K., *see* Tseng, C-C. 89

Impedovo, S., *see* Dimauro, G. 97
Innocenti, C., *see* Camurri, A. 625

Jakob, F., COMPLEMENT – Comprehensive Large-Scale Engineering Methodologies and Technology Transfer 115
Jerebic, I., TriOS Operating System 55
Józwiak, L. and H. Mijland, On the Use of ORBDDs for Test Generation 159

Kaeli, D.R., P.G. Emma, J.W. Knight and T.R. Puzak, Contrasting Instruction-Fetch Time and Instruction-Decode Time Branch Prediction Mechanisms: Achieving Synergy Through Their Cooperative Operation 401
Kalfa, W., *see* Stainov, R. 39
Kanevsky, Y.S., *see* Wyrzykowski, R. 539
Kang, S. and S. Moon, An Integrated Access Control in Heterogeneous Distributed Database Systems 429
Kanopoulos, N., *see* Royals, M. 493
Kapus, T. and B. Horval, Verifying Networks of Processes that Communicate via Shared Variables 641
Kapus-Kolar, M., Deriving Protocol Specifications from Service Specifications Including Multirendezvous 369
Kefalas, P., *see* Vlahavas, I. 755
Kim, G., *see* Yoon, Y. 329
Kim, J., *see* Lee, H. 445
Kim, M.H., *see* Lee, J.H. 337
Klein-Hessling, G., Specification and Design of Concurrent Control Units 63
Knight, J.W., *see* Kaeli, D.R. 401
Kolarz, T., Performance Evaluation: An Analytical Model for Calculating Start Misses in Caches 297
Koutsonikos, J., *see* Antonakopoulos, T. 409
Kuchcinski, K., *see* Gu, X. 485
Kung, P.K., *see* Leung, N.C.M. 713

Laine, A. and J. Viskari, UISER – A Customizable Software Engineering Environment for Development-In-the-Large 505

Lal, R., *see* Arunkumar, S. 253
Larsen, P.G., *see* Andersen, M. 521
Lassen, P.B., *see* Andersen, M. 521
Lawson, H.W., Application Machines: An Approach to Realizing Understandable Systems 5
Lederle, R.E., *see* Gräb, H.E. 697
Lee, H., J. Kim and J. Cho, Development of a Real-Time Database Management System for Production Process-Control Applications 445
Lee, J.H., M.H. Kim and Y.J. Lee, Enhancing the Fuzzy Set Model for High Quality Document Rankings 337
Lee, Y.J., *see* Chang, J.W. 345
Lee, Y.J., *see* Lee, J.H. 337
Leung, N.C.M., C.K. Li and P.K. Kung, Design of a DSP-Based Discrete Variable Structure Controller with Improved Robustness 713
Li, C.K., *see* Leung, N.C.M. 713
Lin, C-Z., *see* Tseng, C-C. 89
Lin, K-T., *see* Tseng, C-C. 89
Lindh, L., *see* Berggren, H. 635
Lins, R.D., A Multi-Processor Shared Memory Architecture for Parallel Cyclic Reference Counting 563
Lioy, A., *see* Farhat, H. 479
Löhlein, W.D., *see* Barsuhn, H. 303
Lohse, J., *see* Hendrich, N. 287
Lu, C.S., *see* Huang, K.C. 71

Maehle, E. and W. Obelöer, DELTA-T: A User-Transparent Software-Monitoring Tool for Multi-Transputer Systems 245
Magnaud, P., *see* Dours, D. 737
Makios, V., *see* Antonakopoulos, T. 409
Markas, T., *see* Royals, M. 493
Massucco, C., *see* Camurri, A. 625
Mehaut, J-F., *see* Courtrai, L. 47
Melcher, E., W. Röthig and M. Dana, Multiple Input Transitions in CMOS Gates 683
Melcher, E., *see* Chakroun, S. 691
Menez, G., *see* Carriere, C. 595
Meslin, A.M., A.C. Pacheco Jr and J.S. Aude, A Comparative Analysis of Cache Memory Architectures for the MULTIPLUS Multiprocessor 555
Meyer, W., *see* Hübner, U. 377
Michiel, M. de, *see* Dours, D. 737
Michl, R., B. Riedlinger and F.J. Schmitt, Constructive Evaluation of Computer Architectures: A CAD Approach 571
Mijland, H., *see* Józwiak, L. 159
Moon, S., *see* Hwang, B. 437
Moon, S., *see* Kang, S. 429

Nain, T.S., *see* Huang, K.C. 71
Nieddu, P., *see* Ancona, M. 195
Nowé, A., A Self-Tuning Robust Fuzzy Controller 719

Obelöer, W., *see* Maehle, E. 245
Oorschot, J. van and A. Dekkers, Measuring and Simulating an 802.3 CSMA/CD LAN 765
Ovramenko, S.G., *see* Wyrzykowski, R. 539

Pacheco Jr, A.C., *see* Meslin, A.M. 555
Papakonstantinou, G., *see* Tsanakas, P. 579
Pasquier, O. and J.P. Calvez, A Software Generator for Multi-Transputer-Based Real-Time Applications 529
Pasquier, O., *see* Calvez, J.P. 133
Patt, Y.N., Highest Performance Computing Machines 1
Peng, Z., Digital System Simulation with VHDL in a High-Level Synthesis System 263
Peng, Z., *see* Gu, X. 485
Pirlo, G., *see* Dimauro, G. 97
Pissaloux, E.E., D.H. Schaefer, S. Bouaziz and F. Devos, MPPNL – A Petri Net Based Language to Design Fine-Grained Parallel Machines and Debug Their Software 231
Piuri, V., M.G. Sami, D. Sciuto and R. Stefanelli, A Behavioral Approach to Testability Analysis for Neural Networks 181
Plansky, H and H. Steckenbiller, A Low Cost Solution for HDTV Data Reduction 611
Pomberger, G., *see* Pree, W. 203
Popovic, D., *see* Welter, R. 707
Pree, W. and G. Pomberger, Object-Oriented Versus Conventional Software Development: A Comparative Case Study 203
Pulli, P. and R. Elmstrøm, IPTES – Incremental Prototyping Technology for Embedded Real-time Systems 13
Puzak, T.R., *see* Kaeli, D.R. 401

Rauscher, R., *see* Hendrich, N. 287
Refenes, A.N. and E.B. Chan, Sound Recognition and Optimal Neural Network Design 783
Refenes, A.N. and M.E. Azema-Barac, Neural Network Implementations and Speed-Up on Massively Parellel Machines 747
Renaux, D. and P. Dasiewicz, A Clause Indexing Unit for Prolog 311
Reyneri, L.M., *see* Gregoretti, F. 417
Riedlinger, B., *see* Michl, R. 571
Rigazio, L., *see* Gregoretti, F. 417
Roos, J-F., *see* Courtrai, L. 47
Röthig, W., *see* Chakroun, S. 691
Röthig, W., *see* Melcher, E. 683
Royals, M., T. Markas and N. Kanopoulos, A User Programmable Macrocell Generator for the IEEE 1149.1 Boundary Scan Standard Interface Port 493

Safir, A., *see* Verdier, F. 271
Sami, M.G., *see* Piuri, V. 181
Sansoé, C., *see* Gregoretti, F. 417
Santos, M.B., *see* Saraiva, M. 383
Saraiva, M., M.B. Santos, A.P. Casimiro, I.M. Teixeira and J.P. Teixeira, On the Design of a Highly Testable Cell Library 383
Satam, K.G., *see* Chlamtac, I. 651

Serra, M., *see* Buonanno, G. 391
Schaefer, D.H., *see* Pissaloux, E.E. 231
Schaschinger, H., Object-Oriented Analysis and Modeling with the ESAstation 221
Schmitt, F.J., *see* Michl, R. 571
Sciuto, D., *see* Piuri, V. 181
Serrano, G.L., *see* Allende, J.S. 513
Shen, H. and R-J. Back, Construction of Large-Size Interconnection Networks with High Performance 545
Shin, D., *see* Yoon, Y. 329
Silberg, S., Intel i860 versus Digital Signal Processors (DSP) 605
Sinha, A., P.K. Das and A. Chaudhuri, Check-pointing and Recovery in a Pipeline of Transputers 141
Stainov, R. and W. Kalfa, A Light Weight Kernel Server 39
Steckenbiller, H., *see* Plansky, H. 611
Stefanelli, R., *see* Piuri, V. 181
Stevens, M.P.J., *see* Benders, L.P.M. 355
Sun, Y.N., *see* Tsai, C.T. 791

Teixeira, I.M., *see* Saraiva, M. 383
Teixeira, J.P., *see* Saraiva, M. 383
Thiele, G., *see* Welter, R. 707
Tsai, C.T. and Y.N. Sun, Segmentation of Echocardiograms Using a Neural Network 791
Tsai, Y.M., *see* Yang, C.S. 667
Tsanakas, P., G. Papakonstantinou and N. Bilalis, Systematic Synthesis of Parallel VLSI Architectures from FP Specifications and Its Application to Scene Matching 579
Tseng, C-C., C-Z. Lin, J-K. Hwang and K-T. Lin, A Data-Driven Hybrid Computer Architecture 89
Tyrrell, A.M., N. Beasley and D.M. Howard, Transputer Model of the Human Peripheral Hearing System 619
Tyrrell, A.M. and G.F. Carpenter, The Specification and Design of Atomic Actions for Fault Tolerant Concurrent Software 363

Vaughan, J.G., The Dining Philosophers Problem and its Decentralisation 455
Vellasco, M., *see* Alippi, C. 175
Venkatagopal, R., *see* Arunkumar, S. 253
Verdier, F., A Safir and B. Zavidovique, A High Level Synthesis Algorithm Including Control Constraints 271
Vierhaus, H.T., *see* Hübner, U. 377
Viskari, J., *see* Laine, A. 505
Vitale, M., *see* Camurri, A. 213
Vlahavas, I. and P. Kefalas, An Abstract Prolog Machine Based on Parallel Resolution Principle 755

Wendel, D., *see* Barsuhn, H. 303
Wendland, E., *see* Welter, R. 707
Welter, R., G. Thiele, D. Popovic and E. Wendland, A PEARL-Based Programmable Multi-Loop and Multi-Sequence Controller 707
Wille, U., *see* Barsuhn, H. 303
Woodward, M.E., Stochastic Modelling of a High Speed, Short Packet Length Slotted Ring with Finite Queueing Capacity 773
Wu, R.L., *see* Yang, C.S. 667
Wu, S.Y., *see* Yang, C.S. 673
Wyrzykowski, R., Y.S. Kanevsky and S.G. Ovramenko, Dependence Graph Transformations in the Design of Processor Arrays for Matrix Multiplications 539

Yang, C.S., Y.M. Tsai and R.L. Wu, Fault Tolerant Wormhole Routing in Hypercube Multicomputers 667
Yang, C.S., S.Y. Wu, W.S. Hsieh and K.C. Huang, A Reconfigurable Boolean n-Cube Architecture Under Faults 673
Yang, C.S., *see* Huang, K.C. 71
Yang, C.S., *see* Huang, T-C. 661
Yoo, J.S., *see* Chang, J.W. 345
Yoon, Y., D. Shin, K. Choi and G. Kim, A Hybrid Knowledge-Based Approach to Information Retrieval 329

Zaccaria, R., *see* Camurri, A. 625
Zavidovique, B., *see* Verdier, F. 271
Zehendner, E., Efficient Implementation of Regular Parallel Adders for Binary Signed Digit Number Representations 319

Microprocessing and Microprogramming 35 (1992) 807–809
North-Holland

Subject Index to Volume 35

Abstract Prolog machine 755
Actor 47
Adaptable frame multiplexing scheme 409
Application engineering 29
Application machines 5
Application-specific integrated circuits 493
Architectural synthesis systems 485
Artificial neural network 187
Atomic actions specification and design 363
Automatic restructuring 469

Binary decision diagrams 159, 167
Boehm's spiral principles 13
Boolean n-cube architecture 673
Boolean n-cube network 661
Branch prediction mechanisms 401
Bridging faults 377

Cache memory architecture 555
CAD methodology 571
Checkpointing and recovery 141
Circuit yield optimization 697
Clause indexing unit 311
Clock synchronization 463
CMOS gates 683
CMOS transistor faults 377
COCOS language 63
Compilation 469
Computer architecture evaluation 571
Concurrency 47
Concurrent control units 63
Concurrent engineering 505
Control constraints 271
Controller design 713
CSMA/CD LAN 765

Data driven hybrid computer architecture 89
Data-distribution 469
Database management system 445
Dependence graph transformations 539
Design methods based on nets 23
Design of analog circuits 79
Development-in-the-large 505
Device simulator 127
Digital signal processing 605, 713
Digital system simulation 263
Dining philosophers problem 455
Distributed and shared memory parallel computer 105
Distributed architecture 47
Distributed operating system 55
Distributed system 463
Document ranking 337

Embedded real-time systems 13
ESAstation tool environment 221
Estelle formal specification 71
Executable specifications 521
Extended Protocol Validation Development System 71

Fast numbers comparison 97
Fault diagnosis 661
Fault modelling for digital systems 167
Fault tolerance 39
Fault tolerant concurrent software 363
Fault-tolerant module 673
FDT Estelle 651
Finite state machine 71, 151, 391
Floorplanning 587
Formal description techniques 513
Functional schemes 279
Fuzzy set model 337

GALATEA project 175
Gateway SS1/SS7 513
Global serializability 437
Graphical architectural support 513

Hard real-time systems 635
HDTV data reduction 611
Heterogeneous distributed database systems 29, 429
High-level Petri nets 213
High-level synthesis algorithm 271
High-level synthesis system 263
Highest performance computing machines 1
Highly testable cell library 383
Human peripheral hearing system 619
Hybrid knowledge 329
Hypercube multicomputers 667

Image coding 3
Implementation selection 151
Incremental Prototyping Technology 13
Information retrieval 329
Input transitions 683
Integrated access control 429
Intel i860 605
Interconnection network 545
Interprocess communication 39
IPTES Meta-IV 521

Kernel performance 635
Kernel server 39
Knowledge acquisition facilities 79

Large-scale engineering methodologies 115
Level-2 cache 303
Local autonomy 437
Logic minimization 151
LOTOS 513
LOTOS specifications 729

Magnitude function 97
Mailbox 47
Massively parallel machines 747
Massively parallel Petri net language 231
Matrix multiplications 539
Memory interleaving 105
Message routing 545
Minimization methods 595
Multi-loop controller 707
Multi-sequence controller 707
Multi-transputer 529
Multi-transputer systems 245
Multi-transputer systems simulator 253
Multidatabase systems 437
Multikey access methods 345
Multimedia 3
MULTIPLUS multiprocessor 555
Multirendezvous 369
Multitasking 55

Neural network 181, 791
Neural network design 783
Neural network implementation 747
Neural VLSI architecture 175

Object-oriented analysis and modelling 221
Object-oriented paradigm 195
Object-oriented parallel language 47
Object-oriented software development 203
OCCAM 133

Parallel cellular architecture 417
Parallel cyclic reference counting 563
Parallel processing 469
Parallel processors 237
Parallel resolution principle 755
Parallel VLSI architecture 579
Performance comparison 345
Performance evaluation 253, 297
Performance prediction tool 651
Performance statistics 697
Physical testability analysis 383
Pipelined architecture 89
Power consumption estimation 691
Precedence-constrained tasks allocation 237
Probabilistic algorithm 463
Process networks 641
Processor array design 539
Production process-control 445
Programmable logic circuit 187
Project description language 505
Project model 505
Protocol specifications 369
PTD 513
Pyramidal architecture 231

Quadratic programming approach 479

Rapid prototyping 287
Real-time and embedded systems 115
Real-time applications 529
Real-time system implementation 737
Real-time system specification 737
Recursive expansion 545
Register transfer level 167
Regular parallel adders 319
Residue Number System 97
Resource contention 455

Scene matching 579
Segmentation of echocardiograms 791
Self-tuning fuzzy controller 719
Service specifications 369
Shared memory architecture 563
Shared variables 641
Signed digit number representations 319
Silicon compilable macrocell 493
Silicon compilation 287
Sliding mode control 713
Slotted ring 773
Software engineering 513
Software engineering environment 505
Software generator 529
Software monitoring tool 245
Software quality 505
Sound and music processing 625
Sound recognition 783
Source routing bridges 409
Start misses calculation 297
State assignment 391
Statechart implementation 133
Statistical signal properties 691
Stochastic modelling 773
Superpipeline processor 105
Synergy 401
System performance modelling 279

Task communication 355
Task level specification 355
Telecommunications software development 117
Test generation 159
Testability analysis 181, 485
Testability and coverage distribution 479

Testing and testability 167
Transaction management 437
Transputer network 127
Transputer pipeline 141
TriOS operating system 55

Understandable systems 5
Unit interconnection 595

Variable structure system 713
Visual programming 513

Wormhole routing 667

Zero delay branching 105